

Cover Sheet, Block diagram	1-2
Intel LGA775 CPU - Signals	3
Intel LGA775 CPU - Power	4
Intel LGA775 CPU- GND	5
Intel Broadwater - CPU signal	6
Intel Broadwater - Memory	7
Intel Broadwater - PCI Express	8
Intel Broadwater - GND	9
DDRII DIMM1,2	10
DDRII DIMM 3 , 4	11
DDR Termination	12
PCI - Express x16 & x1 port	13
VGA Connector	14
ICH8(DO)(R)	15~17
Clock Generator-CY505YC64CT	18
PCI1EXTENT/PCI2	19
USB Connectors/SATA	20
VIA VT6410 RAID IDE	21
LAN - Nineveh 82566	22
AUDIO-ALC262	23
LPC I/O - SMSC SHC5017	24
LPT/COM/KB/MS	25
FAN Controller & TPM1.2	26
MS7 ACPI Controller	27
DIMM/GMCH/AMT POWER	28
VRD 11 - Intersil HIP 6326 4 phases	29
ATX Connector front panel	30
GPIO & JUMPER SETTING	31
POWER/PWROK/RESET MAP /Manual Parts	32~35

MSI:MS-7245

NEC:(Babel)(MT3H)

Version 0E

System Chipset:

Intel Broadwater - GMCH (North Bridge)

Intel ICH8(DO)(R) (South Bridge)

On Board Chipset:

BIOS -- SPI Flash 8Mb or 16Mb

HD AUDIO -- ALC262

LPC Super I/O -- SMSC--SHC5017

LAN -- Intel Neneveh 82566 DM/DC

IDE-- VIA VT-6410

CLOCK -- CY505YC64CT

Main Memory:

2 CHANNEL DDR II * 4 (Max 8GB)

Expansion Slots:

PCIE x16 SLOT * 1

PCIE x1 SLOT * 1


PCI SLOT * 1

PCI(Extender)SLOT * 1


Intersil PWM:

Controller: INTERSIL 6326 4 PHASES


Block Diagram



[illegible]




VTT_SEL = H	V_FSB_VTT=1.1V	For future KENTSFIELD processor. (FSB1333, Quad-Core)
VTT_SEL = L	V_FSB_VTT=1.2V	For normal processors.





CAPS FOR FSB GENERIC

LGA775 pin AM6 is VTT_PWRGD, But for Conroe, AM6 is a reserved pin.(VTT_





PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
TRACE WIDTH TO CAPS MUST BE SMALLER THAN 12MILS

VTT_PWG SPEC :
High > 0.9V
Low < 0.3V
Trise < 150ns



PLACE AT CPU END OF ROUTE


FSBSEL RESISTOR CAN BE REMOVED IF ONLY TEJAS AND CEDAR MILL ARE SUPPORTED




MICRO-START INTL CO.,LTD.		
Title		
INTEL LGA775 POWER		
Size	Document Number	Rev
	MS-7245	0E
Date:	Thursday, August 17, 2006	Sheet 4 of 35


	MSID1	MSID0
2005 Perf FMB	0	0
2005 Value FMB	0	NC
2006 65W FMB	0	NC

CPU DECOUPLING CAPACITORS




Place these caps within socket cavity






V_1P25_CORE





7 DATA_B[0..63]

DIMM3



VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS

VSS





VSS

VSS




VSS

VSS



CHANNEL A V_SM_VTT DECOULPLING CAPS





CHANNEL B V_SM_VTT DECOULPLING CAPS




EMI CAPS reserve





EMI CAPS reserve




Optical Fiducial Marks




Mounting Holes







For EMI reserve












PCI EXPRESS x1-PORT




Video Connector





 MICRO-START INT'L CO.,LTD.		
Title		
VGA CONNECTOR		
Size	Document Number	Rev
	MS-7245	0E
Date:	Thursday, August 17, 2006	Sheet 14 of 35



ICH8 H/W STRAPS			
SIGNAL	H	L	DES.
SPKR	DIS	EN	REBOOT
GNT3	DIS	EN	A16 OVERRIDE
INTVRMEN	EN	DIS	INT VRM
SATALED	NORM	REVERSE	PCIE 0-3 ORDER
HDA_SDOUT	DFX/PCIE	N/A	XOR MODE/PCIE PORT CONFIG
HDA_SYNC	SET BIT	N/A	BTTELPORNT CONFIG BIT 0 (1-4)
GNT2	N/A	SET BIT	PCIE PORT CONFIG 2 BIT 0 (5-6)



BOOT SELECT STRAPS			
BOOT DEVICE	GNT0	SPI_CS1#	
FWH	1	1	
SPI	0	X	(Default)
PCI	1	0	




STD:R211,R209 Mount,R199,R208 unmount
For NEC daughter card: R199,R208 Mount
R211,R209 Remove


SPI FLASH(8M)(16M)

Note:MT3H stuff 8M

SPI Debug Port






MSI MICRO-START INTL CO.,LTD.		
Title		
INTEL ICH8(R) PART1		
Size	Document Number	Rev
	MS-7245	0E
Date:	Thursday, August 17, 2006	Sheet 15 of 35






ICH8 PULL-UP RESISTORS

ALL COMPONENTS CLOSE TO ICH8


Trace length is less than 3inches to ICH8.



Note:for MT3H:stuff R606
unstuff R604




CLEAR CMOS JUMPER




CMOS CLEAR	NORMAL	CLEAR
JBAT1	(1-2)	(2-3)

BATTERY





Close to Pin AD21 of ICH8.


INTRUDER



Short:Normal
Open:Warning







5VREF & 5VREF_SUS Sequencing Circuit




CLOCK Generator-ICSLP505-1

Please put all caps close CLK GEN.




FSC Bit7	FSB Bit6	FSA Bit5	CPU MHz
0	0	0	266.66
0	0	1	133.33
0	1	0	200.00
0	1	1	166.66
1	0	0	333.33
1	0	1	100.00
1	1	0	400.00




Note:for MT3H
Untuff:R138,R142

3.4.8 H.FSBSEL1 > H.FSBSEL1 R155 1KR0402-1 FSB
3.4.8 H.FSBSEL0 > H.FSBSEL0 R95 X 10K/4 USB 48M
3.4.8 H.FSBSEL2 > H.FSBSEL2 R181 X 10K/4 CK 14M



Note:MT3H R102unstuff (plesae see page35)

For EMI reserver



PCICLK6
VDD CK R579
X 10K/4

ITP_EN:stuff R579
SRC8_EN:stuff R580

PCICLK2
VDD CK R581
X 10K/4

Reserved:stuff R581
Normal:stuff R582




PCICLK1
VDD CK R113
X 10K/4

SRC5/SRC5# enable:stuff R113
output 100MHZ
CPU_STOP#,PCI_STOP#:stuff R124
normal input hi,low leave for iAMT function.


Note:for MT3H
Stuff:R205
Untuff:R571,Q33,FB3,R599

Note:for MT3H
Stuff:R113
Untuff:R124


PCI1/PCIEXTENT




POWER CIRCUIT FOR USB PORT 6,7,8,9 (REAR)




EXTERNAL USB PORT 4,5(REAR)





EXTERNAL USB PORT 2,3




EXTERNAL USB PORT 0,1



SERIAL ATA CONNECTOR BLOCK







For EMI reserve
VCC5
C341
C1000P16X0402
please close SATA2 connector




LAN - NINEVEH

Note:
For MT3H use 82566DC version ,P/N:B06-8256625-IY6



ACT_LED	Link_LED
S0: LOW	S0: LOW
S1/S3/S4/S5: HIGH	S5: HIGH
	S1/S3/S4: WOL EN-->LOW
	WOL DIS-->HIGH




MSI MICRO-START INTL CO.,LTD


Title: **LAN-NINEVEH 82566DM**

Size: Document Number **MS-7245** Rev **0E**

Date: Thursday, August 17, 2006 Sheet 22 of 35







SERIAL PORT 1




SERIAL PORT 2




Note:MT3H unstuff (plesae see page35)







COM2 HEADER




PARALLAL PORT




K/B Power supply function for NEC




Wake On Modem Header





PS2 KEYBOARD & MOUSE CONNECTOR



Note:
For MT3H
stuf:R240,r239




CPU FAN





TPM 1.2

Note:MT3H unstuff (plesae see page35)



IO Address:0x02E



PSU FAN





SYS FAN1



SYS_FAN1for Babel
Babel:right angle
SYS_FAN2 for MT3H
MT3:STD

SYS FAN2



For EMI reserve

VCC5

C346 C0.1U16Y0402

Please close (-1905 -1465)

For EMI reserve

VCC5

C85 C0.1U16Y0402

Please close (-2450 5020)


SOT23




SOT23



Note:for MT3H
Stuff L38,L39


$$\frac{V_{1P25_CL_MCH}}{(3.8A)}$$


Note: MT3H unstuff (plesae see page35)




Note:MT3H unstuff (plesae see page35)

For WOL ONLY of G3
Stuff:R598 ,Unstuff: R258

$$\frac{V_{3P3_CL}}{(711mA)}$$


Note: MT3H unstuff (plesae see page35)

```
Note:
SLP_S4#
AMT Disable-->indicate ACPI S4 state,DRAM power off.
AMT Enable-->not be asserted ACPI S4 state,DRAM power ON
SLP_M#
AMT Enable SLP_M#-->Control the overall power to Intel
AMT during ACPI S3-S5.
S4_STATE#
AMT Enable-->indication of ACPI S4 state
```



Front Panel


IDE LED

21 IDEACTP# >>
Active-low


Active-low

SERIAL ATA LED


16 SATALED# >>




SPEAKER



ATX Connector



For NEC IR POWER



ICH8

GPIO Pin	Type	Default	Function	Power	MUXED/ UNMUXED	Pin-out
GPIO 0	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	MUXED	AF9
GPIO 1	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	MUXED	AF5
GPIO 2	I/O	GPI	PIRQ#E pull-up to VCC3 with 10K	VCC3		D5
GPIO 3	I/O	GPI	PIRQ#F pull-up to VCC3 with 10K	VCC3		F10
GPIO 4	I/O	GPI	PIRQ#G pull-up to VCC3 with 10K	VCC3		G11
GPIO 5	I/O	GPI	PIRQ#H pull-up to VCC3 with 10K	VCC3		F9
GPIO 6	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	MUXED	AE6
GPIO 7	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	MUXED	AC8
GPIO 8	I/O	GPI	SIO_PME# connect to SIO,pull_up VCC3_SB with 10k	VCC3_SB	UNMUXED	AE16
GPIO 9	I/O	MGPIO3	Pull-up to VCC3_SB with 10K directly	VCC3_SB	MUXED	AG18
GPIO 10	I/O	GPI	Pull-up to VCC3_SB with 10K directly	VCC3_SB	MUXED	AF20
GPIO 11	I/O	SMBALERT#	SMB_ALERT# pull-up to VCC3_SB with 10K	VCC3_SB		AF21
GPIO 12	I/O	GPI	Pull-up to VCC3_SB with 10K directly	VBT	UNMUXED	AC19
GPIO 13	I/O	GPI	Pull-up to VCC3_SB with 10K directly	VCC3_SB	UNMUXED	AF18
GPIO 14	I/O	GPI	Pull-up to VCC3_SB with 10K directly	VCC3_SB	MUXED	AH24
GPIO 15	I/O	GPO	PCI_STOP	VCC3_SB	UNMUXED	AE21
GPIO 16	I/O	GPO	SIO HWM_INT,pull_up VCC3 with 10K(change to GPI)		UNMUXED	AE11
GPIO 17	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AC7
GPIO 18	I/O	GPO	NC		UNMUXED	AC11
GPIO 19	I/O	GPI	Pull-up to VCC3 with 10K	VCC3		AD8
GPIO 20	I/O	GPO	NC		UNMUXED	AG8
GPIO 21	I/O	GPI	Pull-up to VCC3 with 10K	VCC3		AB11
GPIO 22	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	MUXED	AE7
GPIO 23	I/O	LDRQ1#	LDRQ_1# pull_up VCC3 with 10K	VCC3	MUXED	C3
GPIO 24	I/O	GPO	NC		MUXED	AG23
GPIO 25	I/O	GPO	CPU_STOP	3.3V_SB	UNMUXED	AH17
GPIO 26	I/O	GPO	S4 STATE			AH25
GPIO 27	I/O	GPO	NC	3.3V_SB		AD20
GPIO 28	I/O	GPO	NC			AD15
GPIO 29	I/O	OC5#	OC#3 connect to USB connector	3.3V_SB		AE15
GPIO 30	I/O	OC6#	OC#4 connect to USB connector	3.3V_SB		AG13
GPIO 31	I/O	OC7#	OC#4 connect to USB connector	3.3V_SB		AF14
GPIO 32	I/O	GPO	SIO_SMI# connect to SIO,pull up VCC3 with 10k	VCC3	UNMUXED	AH7
GPIO 33	I/O	GPO	Pull-up to VCC3 with 8.2K		UNMUXED	AG7
GPIO 34	I/O	GPO	NC		UNMUXED	AG12
GPIO 35	I/O	GPO	NC			AD12
GPIO 36	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AF8
GPIO 37	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AD9
GPIO 38	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AH6
GPIO 39	I/O	GPI	Pull-down to GND with 10K directly	VCC3		AC10
GPIO 40	I/O	OC1#	OC#1 connect to USB connector	VCC3		AH14
GPIO 41	I/O	OC2#	OC#2 connect to USB connector	VCC3		AG14
GPIO 42	I/O	OC3#	OC#2 connect to USB connector	VCC3		AG15
GPIO 43	I/O	OC4#	OC#3 connect to USB connector	VCC3		AH15
GPIO 48	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AF7
GPIO 49	I/O	CPU_PWRGD	H_PWRGD connect to CPU	VTT_OUT		AF25
GPIO 50	I/O	REQ1#	REQ1 pull-up to VCC5 with 10K	VCC5	MUXED	C16
GPIO 51	I/O	GNT1#	GNT1#		MUXED	A15
GPIO 52	I/O	REQ2#	REQ2 pull-up to VCC5 with 10K	VCC5	MUXED	B16
GPIO 53	I/O	GNT2#	GNT2#		MUXED	D17
GPIO 54	I/O	REQ3#	REQ3 pull-up to VCC5 with 10K	VCC5	MUXED	A9
GPIO 55	I/O	GNT3#	GNT3#		MUXED	B9

PCI Configuration

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI1 EXTENT	PIRQ#A PIRQ#B PIRQ#C PIRQ#D	PREQ#0 PGNT#0	AD16	PCI_CLK1
PCI2	PIRQ#B PIRQ#C PIRQ#D PIRQ#A	PREQ#1 PGNT#1	AD17	PCI_CLK0
VT6410	PIRQ#E	PREQ#2 PGNT#2	AD20	RAIDCLK
PCI3	RESERVED	PREQ#3 PGNT#3	AD18	PCI_CLK3

DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	0A0H	SCLK_A0/SCLK_A0# SCLK_A1/SCLK_A1# SCLK_A2/SCLK_A2#
DIMM 2	0A2H	SCLK_A3/SCLK_A3# SCLK_A4/SCLK_A4# SCLK_A5/SCLK_A5#
DIMM 3	0A4H	SCLK_B0/SCLK_B0# SCLK_B1/SCLK_B1# SCLK_B2/SCLK_B2#
DIMM 4	0A6H	SCLK_B3/SCLK_B3# SCLK_B4/SCLK_B4# SCLK_B5/SCLK_B5#

SIO SCH5017


PIN NAME	PIN#	USAGE	Input/Output
GP43	92	GPIO_KB	OUTPUT
GP27	36	SIO_SMI#	OUTPUT
GP42	90	SIO_PME#	OUTPUT
INTRD_IN~	33	CLEAR_PASSWORD	INPUT

SMBus DISTRIBUTION


SMBus	Power	Load
SMBCLK	VCC3_SB	ICH8, SIO,PCI EXPRESS x16,x1
SMBCLK_ISO	VCC3	DIMM, CLK GEN, SIO, MS7,LAN


JUMPER SETTING


JBAT1	(1-2)Normal	(2-3)Clear
INTRUDER	Short Normal	Open warning
JPWD1	(1-2) open clear	(1-2)short

 MICRO-START INT'L CO.,LTD.		
Title GPIO PIN definition		
Size	Document Number	Rev
	MS-7245	0E
Date:	Thursday, August 17, 2006	Sheet 31 of 35


PWROK MAP








COMMON MANUAL PART



MT3H MANUAL PART



For MT3H BOM

1.For MT3H Audio jack P/N:N54-13F0211-S42

2.Remove TPM1.2

Unstuff:

U2,R30,R25,C43,C42,Y1,C31,C32,C39,C36,C28,R102

3.None AMT function

Stuff:

R113,R205,R572,R584,L38,L39

Unstuff:

R124,Q33,R397,C390,R396,R399,R270

R403,Q52,R414,U22,R385,R384,R373,C391,R386,R544,R381,Q51,R410,Q49,C392,C394,C387,C385,

EC57,R418,R419,Q57,Q58,R300,Q36,R295,Q14

R198,Q30,R204,R138,R142

4.Addition SPDIF function

Stuff:

SPDIF_OUT1,C465,C463

5.Change ICH8DO to ICH8R(B01-801HR25-IY6)

6.Change Nineveh 82566DM to 82566DC (B06-8256625-IY6)

8.Addition AUX*2

Stuff:

C477,C481,C556,C557,C558,AUX_IN1,AUX_IN2

9.Remove INTRUDER

unstuff:R3,INTR1

10.Change SPI flasf rom from 16M to 8M(M31-VF08003-S20)

11.Remove serial port2

Unstuff:

Com2,CN1,D3,C19,D2,U1,C40,C26

12.SYS_FAN2 for MT3H

Stuff:R33,R37,R31,R32,C636,FS4,L2,Q7,EC8,R87,R88,R90,R89,SYS_FAN2,R606

Unstuff:R22,R20,R21,R44,SYS_FAN1,EC5,Q6,L1,FS3,R36,R35,C635,R41,R39,D5,R604,D5